

### United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/502,994	02/11/2000	Michael Mantor	11142	5992
26529	7590 12/17/2003		EXAMINER	
	SOKOLOFF TAYLO	WALLACE, SCOTT A		
12400 WILSHIRE BOULEVARD SEVENTH FLOOR			ART UNIT PAPER NUM	
LOS ANGEL	LES, CA 90025		2671	
			DATE MAILED: 12/17/200	3

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicati	on No.	Applicant(s)	
•		09/502,9	94	MANTOR ET AL.	
	Office Action Summary	Examine	Г	Art Unit	
		Scott Wa		2671	
Period fo	The MAILING DATE of this communication a or Reply	appears on the	e cover sheet with the	correspondence address	
THE - Exte after - If the - If NC - Faill - Any	ORTENED STATUTORY PERIOD FOR REF MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a roperiod for reply is specified above, the maximum statutory periure to reply within the set or extended period for reply will, by state reply received by the Office later than three months after the mated patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no ev reply within the state od will apply and w tute, cause the app	rent, however, may a reply be t tutory minimum of thirty (30) de rill expire SIX (6) MONTHS fro blication to become ABANDON	timely filed  ays will be considered timely.  m the mailing date of this communication IED (35 U.S.C. § 133).	n.
1)🛛	Responsive to communication(s) filed on 24	September :	<u>2003</u> .		
2a)⊠	This action is <b>FINAL</b> . 2b) ☐ Th	nis action is n	on-final.		
3)□	Since this application is in condition for allow closed in accordance with the practice unde				3
Disposit	ion of Claims				
5)□ 6)⊠ 7)□	Claim(s) 2-9,13,14 and 16-19 is/are pending 4a) Of the above claim(s) is/are withd Claim(s) is/are allowed.  Claim(s) 2-9, 13, 14, 16-19 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and	rawn from co	ensideration.		
Applicat	ion Papers				
·	The specification is objected to by the Exami		_		
10)∟	The drawing(s) filed on is/are: a) a	• •	•		
	Applicant may not request that any objection to the			· ·	
11)[]	Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the	· ·	<del>-</del> · ·	•	1).
	under 35 U.S.C. §§ 119 and 120	LAdimici. 14	ste the attached Offic	e Action of form F 10-132.	
* 5 13) \( \tau \) A si 3 a 14) \( \tau \) A	Acknowledgment is made of a claim for fore  All b) Some * c) None of:  1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure See the attached detailed Office action for a licknowledgment is made of a claim for dome ince a specific reference was included in the 7 CFR 1.78.  ) The translation of the foreign language packnowledgment is made of a claim for dome eference was included in the first sentence of	ents have beents have been to h	en received. en received in Applica ents have been receiv le 17.2(a)). ified copies not receiv nder 35 U.S.C. § 119 e of the specification of pplication has been re nder 35 U.S.C. §§ 12	ation No  yed in this National Stage  yed.  (e) (to a provisional application in an Application Data Sheeceived.  0 and/or 121 since a specific	eet. c
			The second secon		
Attachmen			<b>∆</b> □	(PTO 440) 5	
2) 🔲 Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s)			y (PTO-413) Paper No(s) Patent Application (PTO-152)	

Application/Control Number: 09/502,994 Page 2

Art Unit: 2671

45

#### Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claim18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Rivard et al., U.S. Patent No. 6,300,953.
- 3. As per claim 18, Rivard et al discloses a method of controlling the transfer of texture data between a texture main memory and a texture cache memory (fig 2) while maintaining the most recently used data in the texture cache memory comprising the steps of: a) receiving texture addresses for a first pixel, checking if the addresses match the addresses in a first stage of a multi-stage cache controller and doing one of the following, 1) loading the addresses in the first stage if there is no valid address in the first stage 2) reloading the addresses in the first stage if a match is found or 3) moving to a second stage if no match is found (column 6 lines 47-67 and fig 10);
- b) if step a) 1) is true transferring the corresponding texture data from main memory into cache memory with a first tag (column 6 lines 47-67);
- c) if step a) 2) is true, making no transfer of texture data because data has already been transferred (column 6 lines 47-67);
- d) if step a) 3) is true, checking if the addresses match the addresses in the second stage and doing one of the following 1) if there is no addresses in the second stage moving the addresses from the first stage to the second stage and loading the addresses into the first stage 2) if a match is found moving the addresses from the first stage to the second stage and loading the addresses into the first stage 3) moving to a third stage if no match is found (column 6 lines 47-67);

# Application/Control Number: 09/502,994 Art Unit: 2671

- e) if step d) 1) is true transferring corresponding texture data from the main memory into the cache memory with a second tag (column 6 lines 47-67);
- f) if step d) 2) is true making no transfer of texture data because data has already been transferred(column 6 lines 47-67);
- g) if step d) 3) is true, repeating step d) for subsequent stages and using subsequent tags where necessary, until a last stage been checked or until a match has been found (column 6 lines 47-67);
- h) if the last stage has been checked and no match found loading the addresses into the first stage and moving the stored addresses to the next stage in sequence and overwriting the addresses from the last stage (column 6 lines 47-67);
- i) if step h) is true transferring corresponding texture data from the main memory into cache memory with the tag of the last stage addresses (column 6 lines 47-67);
- j) wherein when addresses are loaded into the first stage the tag assigned will be either the tag of the last stage or the tag within the stage that was hit (column 6 lines 47-67).

Also, Rivard et al does not disclose said cache controller transferring texture data at the main memory access granularity. This would have been obvious to one of ordinary skill in the art because to save time you would want the maximum number of bits of data being transferred, which is the granularity of the main memory.

- 4. Claims 2-9, 13, 14, 16-17, 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Gannett, U.S. Patent No. 5,790,130.
- 5. As per claim 19, Gannett discloses a computer graphics processor system having the capability of mapping texture onto a three dimensional object in a scene being displayed (column 1 lines 45-50), the

Page 4

Art Unit: 2671

system comprising: a texture address calculator for generating texel address for a list of primitives being processed (column 1 lines 55-67); a texture main memory containing an array of texels, each texel having an address and one of N identifiers (fig 8 and column 19 lines 4-17 and column 22 lines 13-16); a texture cache memory having addresses partitioned into N banks (interleaves), each bank containing texels transferred from said main memory that have the corresponding identifier (column 18 lines 60-67 and column 22 lines 9-16); a texture cache controller for determining and requesting the necessary transfer of texels from said texture main memory addresses to said texture cache memory addresses (column 21 lines 55-64), said cache controller including a plurality of least recently used controllers coupled in succession to thereby transfer texels according to a least recently used replacement algorithm, said texture cache controllers pre-fetching necessary neighboring texels from said texture main memory for bilinear filtering (column 9 lines 7-20 and column 22 lines 1-6); a texture cache arbiter (TIM) for scheduling and controlling the actual transfer of texels from said texture main memory into the texture cache memory (column 14 lines 25-45) and controlling the outputting of texels for each pixel to a interpolating filter from the cache memory (column 20 lines 60-67). Also, Gannett does not disclose said cache controller transferring texture data at the main memory access granularity. This would have been obvious to one of ordinary skill in the art because to save time you would want the maximum number of bits of data being transferred, which is the granularity of the main memory.

6. As per claim 14, Gannett discloses a computer graphics processor system having the capability of mapping texture onto a three dimensional object in a scene being displayed (column 1 lines 45-50), the system comprising: a texture address calculator for generating texel address for a list of primitives being processed (column 1 lines 55-67); a texture main memory containing an array of texels, each texel having an address and one of N identifiers (fig 8 and column 19 lines 4-17 and column 22 lines 13-16); a texture cache memory having addresses partitioned into N banks (interleaves), each bank containing texels transferred from said main memory that have the corresponding identifier (column 18 lines 60-67 and column 22 lines 9-16); a texture cache controller for determining and requesting the necessary transfer of

Art Unit: 2671

texels from said texture main memory addresses to said texture cache memory addresses (column 21 lines 55-64); a texture cache arbiter (TIM) for scheduling and controlling the actual transfer of texels from said texture main memory into the texture cache memory (column 14 lines 25-45) and controlling the outputting of texels for each pixel to a interpolating filter from the cache memory (column 20 lines 60-67), said cache arbiter coupled for determining which texels in the cache memory can be overwritten when new texels are determined to be transferred to said cache memory by said cache controller (column 14 lines 25-45), said texture cache arbiter transfers said texels from said texture main memory into the cache memory according to a look-ahead algorithm to hide read and write access clock cycles between sequential pixels (column 22 lines 1-8, by reading texels from the cache as texels in parallel this hides read and write access because it skips them). However, Gannett does not specifically disclose that the cache arbiter (TIM) is coupled between said controller and said texture cache memory. It would have been obvious to one of ordinary skill in the art to couple the cache arbiter to the controller and cache memory because these are the components the arbiter manages therefore to have them in contact and close together would speed the transfer times between them. Also, Gannett does not disclose said cache controller transferring texture data at the main memory access granularity. This would have been obvious to one of ordinary skill in the art because to save time you would want the maximum number of bits of data being transferred, which is the granularity of the main memory.

- 7. As per claim 2, Gannett discloses wherein the system further includes a texture addressing scheme for organizing the array of texels in main memory to group spatially related texels in one memory page (column 17 lines 44-53).
- 8. As per claim 3, Gannett discloses wherein the system further includes a span based polygon rasterization scheme so neighboring pixels of a primitive will be processed sequentially (column 16 lines 59-65).
- 9. As per claim 4, Gannett discloses wherein the texture mapping capability includes storing prefiltered texture maps at different resolutions and bilinear interpolation texture filtering (column 2 lines 23-40 and column 20 lines 60-67).

Application/Control Number: 09/502,994 Page 6
Art Unit: 2671

10. As per claim 5, wherein said texture main memory contains an array of texels having addresses arranged in rows and columns, there being a plurality of even numbered rows and columns and a plurality of odd numbered rows and columns of texels, said texels having a per cache memory identifier attached to each address in accordance with the following criteria: a first identifier being assigned to texels that have addresses in both even rows and even columns of said memory; a seconf identifier being assigned to texels that have addresses in both even rows and odd columns of said main memory, a third identifier being assigned to texels that have addresses in both odd rows and even columns of said main memory, and a fourth identifier being assigned to texels having addresses in both odd rows and odd columns of said main memory (column 22 lines 1-15 and fig 8).

- 11. As per claim 6, Gannett discloses wherein said texture cache memory is arranged in four banks (interleaves) of memory in accordance with the following criteria; a first bank (interleave) containing texels having the first identifier; a second bank (interleave) containing texels having the second identifier; a third bank (interleave) containing texels having the fourth identifier (column 22 lines 1-15).
- 12. As per claim 7, Gannett discloses wherein N is equal to four (column 21 lines 55-64) and said texture main memory is organized into a plurality of texel blocks each having one of four block texel cache memory identifier (column 19 lines 4-20) in accordance with the following criteria: each texel block consisting of at least one group of four contiguous texels (column 22 lines 9-15), the texels in each group consisting of one of each of the per texel cache memory identifiers (column 22 lines 9-15), and wherein said texture cache memory being partitioned into a plurality of rows corresponding to said plurality of block texel cache memory identifiers (column 22 lines 9-15), each memory bank having at least one row corresponding to each of the four block texel cache memory identifiers (column 22 lines 9-15).
- 13. As per claim 8, Gannett discloses wherein the cache controller includes N stages (column 21 lines 55-64).
- 14. As per claim 9, Gannett discloses wherein cache controller includes N stages (column 21 lines 55-64).

Art Unit: 2671

- 15. As per claim 13, Gannett discloses wherein the texture cache memory is a multi-ported cache memory enabling multiple texel accesses per clock (column 21 lines 37-50).
- 16. As per claim 16, Gannett discloses wherein said texel blocks in said main memory each consist of a double quad word of data (column 21 lines 40-45, 4 double quad words).
- 17. As per claim 17, Gannett discloses wherein each row of said cache memory consisting of four sub-rows of data (interleaves A-D), each sub-row consisting of a pair of an even sub-row and an odd sub-row (four adjacent texels), each double quad word being stored in one pair of said even and odd sub-row of said cache memory (column 21 lines 37-40 and column 22 lines 9-15).

#### Conclusion

18. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2671

Page 8

Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Scott Wallace** whose telephone number is **703-605-5163**.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, **Mark Zimmerman**, can be reached at 703-305-9798.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 872-9314 (for Technology Center 2600 only)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.

MARK ZIMMERMAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600